Circuit design
The specification required to power amplifier modules for W-CDMA mobile handset is shown in Table 1 . The specifi cation was regulated for high-speed and wide-band wireless communication as the third generation cellular phone sys tem. Therefore, it is indispensable for its power amplifier module to satisfy not only high power efficiency but also high linearity. As they are usually inconsistent, designing of impedance matching circuits is critical to achieve such tough specification. We designed input and inter-stage matching circuits to obtain the maximum output power, and then more carefully designed output impedance matching circuit to achieve both high linearity and power efficiency. Generally for the output impedance matching, empirical and very sensitive tune is required to obtain optimized balance between linearity and efficiency. Linearity of power amplifi er for digital modulation reflects to ACPR (adjacent channel power ratio). HPSK (hybrid phase shift keying) modulation is adopted for W-CDMA up-link and its peak to power average ratio of signal is about 3.5dB. It is necessary that the output back-off at operating point of the module is over 3.5dB in order to realize well-depressed ACPR. However, high efficiency is the most high priority subject for the mod ules, so it is required that the back off is smaller as possible. To manage the conflictive subjects, that is, small back-off (high power efficiency) and lower ACPR (high linearity), we increased even order harmonics on the basis of the inter modulation analysis. On the other hand, the power efficiency is defined as the ratio of RF (radio frequency) output power to DC input power, and also high efficiency is achieved by decreasing invalid power in output power. In the designed circuits, higher efficiency was also achieved by adjusting output voltage waveform to rectangular wave and output current waveform to half-wave in order to reduce the over lap of the voltage waveform and the current waveform.
Since the rectangular waveform can be obtained by syn thesizing odd order harmonics of the fundamental wave, we optimized those amplitude on the output. As the results, this power-amplifier is operated in class-AB. Figure 2 shows the schematic circuit diagram of designed module. 
Layout and performance
The layout of the thin film module designed with afore mentioned elements and circuits is shown in Fig. 6 . The module could be fabricated with tremendous compact-size of 3.0mm by 3.5mm with 0.5mm in thickness. It can be ex pected that further optimization of layout should realize more smaller die size to reduce the production cost. Moreover, thermal resistance of the module, defined as its temperature variation per total input power, should be sup pressed to 1/5 compared with the alumina substrate based module, because the adopted covalent bonding Si single crystal substrate has excellent heat conductivity. Parameter extraction from each element in the circuit indicates the fabricated module can exhibit the linear gain of 20.2dB, the ACPR of 41.8dBc, and the efficiency of 35.6% at Pout of 27dBm. (Fig. 7) .
Conclusion
We proposed and designed thin film passive integrated module by ceramic integration technologies. Also we fabri cated thin film passive elements and established those process. It shows a great potential for the future wireless devices through the innovation of the new materials for high-frequency applications, the optimization of process and the structures of devices, and appropriate circuits design ing. The effective studies to fabricate and evaluate the mod ule are going on. These results will be published somewhere else near future.
